Datasheet4U Logo Datasheet4U.com

HD74ALVCH162270 - 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs

Description

The HD74ALVCH162270 is used in applications where data must be transferred from a narrow high speed bus to a wide lower frequency bus.

The device provides synchronous data exchange between the two ports.

Features

  • VCC = 2.3 V to 3.6 V.
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C).
  • High output current ±12 mA (@VCC = 3.0 V).
  • Bus hold on data inputs eliminates the need for external pullup / pulldown resistors.
  • All outputs have equivalent 26 Ω series resistors, so no external resistors are required. HD74ALVCH162270 Function Table Inputs CLK ↑ ↑ ↑ ↑ OEA H H L L OEB H L H L Outputs A.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74ALVCH162270 12-bit to 24-bit Registered Bus Exchanger Renesas
HD74ALVCH162244 16-bit Buffers / Drivers Renesas
HD74ALVCH16244 16-bit Buffers / Drivers Renesas
HD74ALVCH16245 6-bit Bus Transceivers Renesas
HD74ALVCH162501 18-bit Universal Bus Transceivers Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74ALVCH162244 16-bit Buffers / Drivers with 3-state Outputs
HD74ALVCH162260 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs
HD74ALVCH162334 16-bit Universal Bus Driver with 3-state Outputs
HD74ALVCH162373 16-bit Transparent D-type Latches with 3-state Outputs
HD74ALVCH162374 16-bit Edge triggered D-type Flip Flops with 3-state Outputs

Full PDF Text Transcription

Click to expand full text
HD74ALVCH162270 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs ADE-205-178A (Z) 2nd. Edition March 1998 Description The HD74ALVCH162270 is used in applications where data must be transferred from a narrow high speed bus to a wide lower frequency bus. The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low to high transition of the clock (CLK) input when the appropriate CLKEN inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A to B direction, a two stage pipeline is provided in the A to 1B path, with a single storage register in the A to 2B path.
Published: |