Datasheet4U Logo Datasheet4U.com

HD74ALVCH16260 - 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs

Description

The HD74ALVCH16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path.

Features

  • VCC = 2.3 V to 3.6 V.
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C).
  • High output current ±24 mA (@V CC = 3.0 V).
  • Bus hold on data inputs eliminates the need for external pullup / pulldown resistors HD74ALVCH16260 Function Table Inputs 1B H L X X X X X 2B X X X H L X X SEL H H H L L L X LE1B H H L X X X X LE2B X X X H H L X OEA L L L L L L H H L A0.
  • 1 H L A0.
  • 1 Z Output A.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74ALVCH16269 12-bit to 24-bit Registered Bus Transceivers Renesas
HD74ALVCH162244 16-bit Buffers / Drivers Renesas
HD74ALVCH162270 12-bit to 24-bit Registered Bus Exchanger Renesas
HD74ALVCH16244 16-bit Buffers / Drivers Renesas
HD74ALVCH16245 6-bit Bus Transceivers Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74ALVCH16269 12-bit to 24-bit Registered Bus Transceivers with 3-state Outputs
HD74ALVCH162244 16-bit Buffers / Drivers with 3-state Outputs
HD74ALVCH162260 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs
HD74ALVCH162270 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs
HD74ALVCH162334 16-bit Universal Bus Driver with 3-state Outputs

Full PDF Text Transcription

Click to expand full text
HD74ALVCH16260 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs ADE-205-135B (Z) 3rd. Edition December 1999 Description The HD74ALVCH16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and / or demultiplexing of address and data information in microprocessor or bus interface applications. This device is also useful in memory interleaving applications. Three 12-bit I / O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and / or data transfer. The output enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions.
Published: |