Datasheet4U Logo Datasheet4U.com

74F138 - 1-of-8 Decoder/Demultiplexer

Description

The F138 is a high-speed 1-of-8 decoder/demultiplexer.

This device is ideally suited for high-speed bipolar memory chip select address decoding.

Features

  • s Demultiplexing capability s Multiple input enable for easy expansion s Active LOW mutually exclusive outputs Ordering Code: Order Number 74F138SC 74F138SJ 74F138PC Package Number M16A M16D N16E Package.

📥 Download Datasheet

Datasheet preview – 74F138

Datasheet Details

Part number 74F138
Manufacturer Fairchild Semiconductor
File Size 61.80 KB
Description 1-of-8 Decoder/Demultiplexer
Datasheet download datasheet 74F138 Datasheet
Additional preview pages of the 74F138 datasheet.

📁 Similar Datasheet

  • 74F138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS (Texas Instruments)
  • 74F138 - 1-of-8 Decoder/Demultiplexer (National Semiconductor)
  • 74F138 - 1-of-8 decoder/demultiplexer (NXP)
  • 74F132 - Quad 2-Input NAND Schmitt Trigger (National Semiconductor)
  • 74F132 - Quad 2-input NAND Schmitt trigger (NXP)
  • 74F133 - 13.input NAND Gate (NXP)
  • 74F139 - Dual 1-of-4 decoder/demultiplexer (NXP)
  • 74F139 - Dual 1-of-4 Decoder/Demultiplexer (National Semiconductor)
  • 74F10 - Triple 3-input NAND gate (NXP)
  • 74F10 - Triple 3-Input NAND Gate (National Semiconductor)
Other Datasheets by Fairchild Semiconductor
  • 74F132 - Quad 2-Input NAND Schmitt Trigger
  • 74F139 - Dual 1-of-4 Decoder/Demultiplexer
  • 74F10 - Triple 3-Input NAND Gate
  • 74F1056 - 8-Bit Schottky Barrier Diode Array
  • 74F1071 - 18-Bit Undershoot/Overshoot Clamp
  • 74F109 - Dual JK Positive Edge-Triggered Flip-Flop
  • 74F11 - Triple 3-Input AND Gate
  • 74F112 - Dual JK Negative Edge-Triggered Flip-Flop

Full PDF Text Transcription

Click to expand full text
74F138 1-of-8 Decoder/Demultiplexer April 1988 Revised July 1999 74F138 1-of-8 Decoder/Demultiplexer General Description The F138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three F138 devices or a 1-of-32 decoder using four F138 devices and one inverter. Features s Demultiplexing capability s Multiple input enable for easy expansion s Active LOW mutually exclusive outputs Ordering Code: Order Number 74F138SC 74F138SJ 74F138PC Package Number M16A M16D N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.
Published: |