Datasheet4U Logo Datasheet4U.com

CY2SSTU877 - 10-Output JEDEC-Compliant Zero Delay Buffer

Description

The CY2SSTU877 is a high-performance, low-skew, low-jitter zero delay buffer designed to distribute differential clocks in high-speed applications.

The CY2SSTU877 generates ten differential pair clock outputs from one differential pair clock input.

Features

  • Operating frequency: 125 MHz to 500 MHz.
  • Supports DDRII SDRAM.
  • Ten differential outputs from one differential input.
  • Spread-Spectrum-compatible.
  • Low jitter (cycle-to-cycle): < 40 ps.
  • Very low skew: < 40 ps.
  • Power management control input.
  • 1.8V operation.
  • Fully JEDEC-compliant.
  • 52-ball BGA and a 40-pin MLF (QFN) This phase-locked loop (PLL) clock buffer is designed for a VDD of 1.8V, an AVDD of 1.8V and dif.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY2SSTV16857 14-Bit Regstered Buffer SpectraLinear
CY2SSTV16859 13-Bit to 26-Bit Registered Buffer SpectraLinear
CY2SSTV850 Differential Clock Buffer/Driver Silicon Laboratories
CY2SSTV855 Differential Clock Buffer/Driver Silicon Laboratories
CY2SSTV857-27 Differential Clock Buffer/Driver DDR333/PC2700-Compliant Silicon Laboratories

Other Datasheets by Cypress (Infineon)

Part Number Description
CY2SSTV16857 14-Bit Registered Buffer
CY2SSTV16859 13-Bit to 26-Bit Registered Buffer PC2700-/PC3200-Compliant
CY2SSTV850 Differential Clock Buffer/Driver
CY2SSTV855 Differential Clock Buffer/Driver
CY2SSTV857-27 Differential Clock Buffer/Driver DDR333/PC2700-Compliant

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com PRELIMINARY CY2SSTU877 1.8V, 500-MHz, 10-Output JEDEC-Compliant Zero Delay Buffer Features • Operating frequency: 125 MHz to 500 MHz • Supports DDRII SDRAM • Ten differential outputs from one differential input • Spread-Spectrum-compatible • Low jitter (cycle-to-cycle): < 40 ps • Very low skew: < 40 ps • Power management control input • 1.8V operation • Fully JEDEC-compliant • 52-ball BGA and a 40-pin MLF (QFN) This phase-locked loop (PLL) clock buffer is designed for a VDD of 1.8V, an AVDD of 1.8V and differential data input and output levels. Package options include a plastic 52-ball VFBGA and a 40-pin MLF (QFN).
Published: |