Datasheet4U Logo Datasheet4U.com

CY2SSTV16857 - 14-Bit Registered Buffer

Description

This 14-bit registered buffer is designed specifically for 2.3V to 2.7V VDD operation and is characterized for operation from 0°C to + 85°C.

All inputs are compatible with the JEDEC Standard for SSTL_2, except the LVCMOS reset (RESET) input.

All outputs are SSTL_2, Class II-compatible.

Features

  • Differential Clock Inputs up to 280 MHz.
  • Supports LVTTL switching levels on the RESET pin.
  • Output drivers have controlled edge rates, so no external resistors are required.
  • Two KV ESD protection www. DataSheet4U. com.
  • Latch-up performance exceeds 100 mA: JESD78, Class II When RESET is LOW, the differential input receivers are disabled, and undriven (floating) data, clock, and REF voltage inputs are allowed. In addition, when RESET is LOW, all register.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY2SSTV16857 14-Bit Regstered Buffer SpectraLinear
CY2SSTV16859 13-Bit to 26-Bit Registered Buffer SpectraLinear
CY2SSTV850 Differential Clock Buffer/Driver Silicon Laboratories
CY2SSTV855 Differential Clock Buffer/Driver Silicon Laboratories
CY2SSTV857-27 Differential Clock Buffer/Driver DDR333/PC2700-Compliant Silicon Laboratories

Other Datasheets by Cypress (Infineon)

Part Number Description
CY2SSTV16859 13-Bit to 26-Bit Registered Buffer PC2700-/PC3200-Compliant
CY2SSTV850 Differential Clock Buffer/Driver
CY2SSTV855 Differential Clock Buffer/Driver
CY2SSTV857-27 Differential Clock Buffer/Driver DDR333/PC2700-Compliant
CY2SSTV857-32 Differential Clock Buffer/Driver DDR400/PC3200-Compliant

Full PDF Text Transcription

Click to expand full text
CY2SSTV16857 14-Bit Registered Buffer PC2700-/PC3200-Compliant Features • Differential Clock Inputs up to 280 MHz • Supports LVTTL switching levels on the RESET pin • Output drivers have controlled edge rates, so no external resistors are required • Two KV ESD protection www.DataSheet4U.com • Latch-up performance exceeds 100 mA: JESD78, Class II When RESET is LOW, the differential input receivers are disabled, and undriven (floating) data, clock, and REF voltage inputs are allowed. In addition, when RESET is LOW, all registers are reset and all outputs force to the LOW state. The LVCMOS RESET input must always be held at a valid logic HIGH or LOW level.
Published: |