Datasheet4U Logo Datasheet4U.com

QL3004E - PLD Gate pASIC 3 FPGA Combining High Performance and High Density

📥 Download Datasheet

Datasheet preview – QL3004E

Datasheet Details

Part number QL3004E
Manufacturer QuickLogic Corporation
File Size 220.07 KB
Description PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Datasheet download datasheet QL3004E Datasheet
Additional preview pages of the QL3004E datasheet.

📁 Similar Datasheet

  • QL3012 - qASIC 3 FPGA (QuickLogic)
Other Datasheets by QuickLogic Corporation
  • QL3004 - PLD Gate pASIC 3 FPGA Combining High Performance and High Density
  • QL3006 - PLD Gate pASIC 3 FPGA Combining High Performance and High Density
  • QL3025 - PLD Gate pASIC 3 FPGA Combining High Performance and High Density
  • QL3040 - PLD Gate pASIC 3 FPGA Combining High Performance and High Density
  • QL3060 - PLD Gate pASIC 3 FPGA Combining High Performance and High Density

Full PDF Text Transcription

Click to expand full text
4/( S$6,&  )3*$ 'DWD 6KHHW ‡‡‡‡‡‡  8VDEOH 3/' *DWH S$6,&  )3*$ &RPELQLQJ +LJK 3HUIRUPDQFH DQG +LJK 'HQVLW 'HYLFH +LJKOLJKWV +LJK 3HUIRUPDQFH www.DataSheet4U.com ‡ 300 MHz 16-bit +LJK 'HQVLW )RXU /RZ6NHZ 'LVWULEXWHG 1HWZRUNV ‡ Two array clock/control networks available ‡ 4,000 Usable PLD Gates with 82 I/Os Counters, 400 MHz Datapaths ‡ 0.
Published: |