Datasheet4U Logo Datasheet4U.com

QL3006 - PLD Gate pASIC 3 FPGA Combining High Performance and High Density

📥 Download Datasheet

Datasheet Details

Part number QL3006
Manufacturer QuickLogic Corporation
File Size 217.05 KB
Description PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Datasheet download datasheet QL3006 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
4/ S$6,&  )3*$ 'DWD 6KHHW ‡‡‡‡‡‡  8VDEOH 3/' *DWH S$6,&  )3*$ &RPELQLQJ +LJK 3HUIRUPDQFH DQG +LJK 'HQVLW 'HYLFH +LJKOLJKWV +LJK 3HUIRUPDQFH www.DataSheet4U.com ‡ 300 MHz 16-bit +LJK 'HQVLW )RXU /RZ6NHZ 'LVWULEXWHG 1HWZRUNV ‡ Two array clock/control networks available ‡ 6,000 Usable PLD Gates with 82 I/Os Counters, 400 MHz Datapaths ‡ 0.
Published: |