SN74LS112A, SN74LS112D - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

Motorola

Datasheet Details

Part number	SN74LS112A, SN74LS112D
Manufacturer	Motorola
File Size	147.34 KB
Description	DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
Datasheet	SN74LS112D_MotorolaInc.pdf
Note	This datasheet PDF includes multiple part numbers: SN74LS112A, SN74LS112D. Please refer to the document for exact specifications by model.

individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up and hold time are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse. SN54/74LS112A DUAL JK.

📁 SN74LS112A Similar Datasheet

Other Datasheets by Motorola

Published: Jan 9, 2017 |