Datasheet4U Logo Datasheet4U.com

SN74LS107A Datasheet - Motorola

SN74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the other inputs and makes the Q output LOW. The SN54 / 74LS107A is the same as the SN54 / 74LS73A but has corner power pins. SN54/74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY CONNECTION DIAGRAM DIP (TOP VIEW) VCC CD1 CP.

SN74LS107A Datasheet (128.07 KB)

Preview of SN74LS107A PDF
SN74LS107A Datasheet Preview Page 2 SN74LS107A Datasheet Preview Page 3

Datasheet Details

Part number:

SN74LS107A

Manufacturer:

Motorola

File Size:

128.07 KB

Description:

Dual jk negative edge-triggered flip-flop.

📁 Related Datasheet

SN74LS107A DUAL J-K FLIP-FLOPS (Texas Instruments)

SN74LS10 TRIPLE 3-INPUT NAND GATE (Motorola)

SN74LS10 TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)

SN74LS10 TRIPLE 3-INPUT NAND GATE (ON Semiconductor)

SN74LS109 LOW POWER SCHOTTKY (ON Semiconductor)

SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop (ON Semiconductor)

SN74LS109A DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

SN74LS109A Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)

TAGS

SN74LS107A DUAL NEGATIVE EDGE-TRIGGERED FLIP-FLOP Motorola

SN74LS107A Distributor