Datasheet4U Logo Datasheet4U.com

SN74LS107A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

This page provides the datasheet information for the SN74LS107A, a member of the SN74LS107N DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP family.

📥 Download Datasheet

Datasheet preview – SN74LS107A

Datasheet Details

Part number SN74LS107A
Manufacturer Motorola
File Size 128.07 KB
Description DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
Datasheet download datasheet SN74LS107A Datasheet
Additional preview pages of the SN74LS107A datasheet.
Other Datasheets by Motorola

Full PDF Text Transcription

Click to expand full text
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the other inputs and makes the Q output LOW. The SN54 / 74LS107A is the same as the SN54 / 74LS73A but has corner power pins. SN54/74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY CONNECTION DIAGRAM DIP (TOP VIEW) VCC CD1 CP1 14 13 12 K2 11 CD2 CP2 10 9 J2 8 1234567 J1 Q1 Q1 K1 Q2 Q2 GND NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
Published: |