IDT23S09 - IDT23S09 3.3V ZERO DELAY CLOCK BUFFER

Integrated Device

General Description

IDT23S09 Phase-Lock Loop Clock Distribution 10MHz to 133MHz operating frequency Distributes one clock input to one bank of five and one bank of four outputs Separate output enable for each output bank Output Skew < 250ps Low jitter

📥 Download Datasheet

IDT23S09 idt23s09 3.3v zero delay clock buffer by Integrated Device - Datasheet Preview

Datasheet Details

Part number	IDT23S09
Manufacturer	Integrated Device
File Size	56.20 KB
Description	IDT23S09 3.3V ZERO DELAY CLOCK BUFFER
Datasheet	IDT23S09 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
IDT23S09	3.3V ZERO DELAY CLOCK BUFFER	Renesas
IDT23S09E	3.3V ZERO DELAY CLOCK BUFFER	Renesas
IDT23S09E	3.3V ZERO DELAY CLOCK BUFFER	Integrated Device Technology
IDT23S05	3.3V ZERO DELAY CLOCK BUFFER	Renesas
IDT23S05E	3.3V ZERO DELAY CLOCK BUFFER	Renesas

Other Datasheets by Integrated Device

Part Number	Description
IDT23S05	3.3V ZERO DELAY CLOCK BUFFER
IDT23S05E	3.3V ZERO DELAY CLOCK BUFFER
IDT2308	3.3V ZERO DELAY CLOCK MULTIPLIER
IDT2309	3.3V ZERO DELAY CLOCK BUFFER
IDT2309A	3.3V ZERO DELAY CLOCK BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

IDT23S09 3.3V ZERO DELAY CLOCK BUFFER COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES 3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE FEATURES: DESCRIPTION: IDT23S09 • Phase-Lock Loop Clock Distribution • 10MHz to 133MHz operating frequency • Distributes one clock input to one bank of five and one bank of four outputs • Separate output enable for each output bank • Output Skew < 250ps • Low jitter <200 ps cycle-to-cycle • IDT23S09-1 for Standard Drive • IDT23S09-1H for High Drive • No external RC network required • Operates at 3.3V VDD • Spread spectrum compatible • Available in SOIC and TSSOP packages The IDT23S09 is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications.