M14D128168A - DDR-II SDRAM

Product Overview

ESMT

Part number	M14D128168A
Manufacturer	ESMT
File Size	1.03 MB
Description	DDR-II SDRAM
Datasheet	M14D128168A Datasheet
Additional preview pages of the M14D128168A datasheet.

JEDEC Standard VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V Internal pipelined double-data-rate architecture; two data access per clock cycle Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation. On-chip DLL Differential clock inputs (CLK and CLK ) DLL aligns DQ and DQS transition with CLK transition 1KB page size - Row address: A0 to A11 - Column address: A0 to A8 Quad bank operation CAS Latency : 3, 4, 5, 6, 7 Additive Latency: 0, 1, 2, 3, 4,.

📁 Similar Datasheet

Other Datasheets by ESMT

Published: Sep 20, 2018 |