Datasheet4U Logo Datasheet4U.com

CY7C1261V18 1.8V Synchronous Pipelined SRAM

📥 Download Datasheet  Datasheet Preview Page 1

Description

CY7C1261V18, CY7C1276V18 CY7C1263V18, CY7C1265V18 36-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) .

📥 Download Datasheet

Preview of CY7C1261V18 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Specifications

Part number
CY7C1261V18
Manufacturer
Cypress Semiconductor
File Size
404.82 KB
Datasheet
CY7C1261V18-CypressSemiconductor.pdf
Description
1.8V Synchronous Pipelined SRAM

Features

* Separate independent read and write data ports
* Supports concurrent transactions
* 300 MHz to 400 MHz clock for high bandwidth
* 4-Word Burst for reducing address bus frequency
* Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 800 MHz) at 40

CY7C1261V18 Distributors

📁 Related Datasheet

📌 All Tags

Cypress Semiconductor CY7C1261V18-like datasheet