Datasheet4U Logo Datasheet4U.com

SN74SSQEB32882 - 28-Bit to 56-Bit Registered Buffer

Description

This JEDEC SSTE32882 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity is designed for operation on DDR3 registered DIMMs with VDD of 1.5 V, on DDR3L registered DIMMs with VDD of 1.35 V and on DDR3U registered DIMMs with VDD of 1.25 V.

Features

  • 1.
  • 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs Support Stacked DDR3 RDIMMs.
  • CKE Powerdown Mode for Optimized System Power Consumption.
  • 1.5V/1.35V/1.25V Phase Lock Loop Clock Driver for Buffering One Differential Clock Pair (CK and CK) and Distributing to Four Differential Outputs.
  • 1.5V/1.35V/1.25V CMOS Inputs.
  • Checks Parity on Command and Address (CS-Gated) Data Inputs.
  • Configurable Driver Strength.
  • Uses Internal Feedback.

📥 Download Datasheet

Datasheet preview – SN74SSQEB32882

Datasheet Details

Part number SN74SSQEB32882
Manufacturer Texas Instruments
File Size 724.38 KB
Description 28-Bit to 56-Bit Registered Buffer
Datasheet download datasheet SN74SSQEB32882 Datasheet
Additional preview pages of the SN74SSQEB32882 datasheet.

📁 Similar Datasheet

  • SN74S1051 - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
  • SN74S1051R - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
  • SN74S1051T - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
  • SN74S350 - 4 Bit Shifter (AMD)
  • SN74S557 - (SN74S557 / SN74S558) 8x8 High Speed Schottky Multipliers (Monolithic Memories)
  • SN74S558 - (SN74S557 / SN74S558) 8x8 High Speed Schottky Multipliers (Monolithic Memories)
  • SN74S74N - Dual D-Type Flip-Flop (ETC)
  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN74SSQEB32882 www.ti.com SCAS896-PUB – JUNE 2010 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEB32882 FEATURES 1 • 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs Support Stacked DDR3 RDIMMs • CKE Powerdown Mode for Optimized System Power Consumption • 1.5V/1.35V/1.25V Phase Lock Loop Clock Driver for Buffering One Differential Clock Pair (CK and CK) and Distributing to Four Differential Outputs • 1.5V/1.35V/1.
Published: |