CDC2516 driver equivalent, 3.3-v phase-lock-loop clock driver.
D Distributes One Clock Input to Four Banks
of Four Outputs
D Separate Output Enable for Each Output
Bank
D External Fee.
The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for u.
Image gallery
TAGS
Download (Size : 1.07MB)