M53D2561616A sdram equivalent, mobile ddr sdram.
* JEDEC Standard
* Internal pipelined double-data-rate architecture, two data
access per clock cycle
* Bi-directional data strobe (DQS)
* No DLL; CLK to D.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 708.08KB)