M53D128324A sdram equivalent, mobile ddr sdram.
JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe (DQS) No DLL; CLK to DQS is not synchronized. .
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 1.22MB)