900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Cypress Semiconductor Electronic Components Datasheet

CY7C135A Datasheet

4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM

No Preview Available !

CY7C135, CY7C135A
CY7C1342
4K x 8 Dual-Port Static RAM and 4K x 8
Dual-Port SRAM with Semaphores
Features
True dual-ported memory cells, which allow simultaneous
reads of the same memory location
4K x 8 organization
0.65 micron CMOS for optimum speed and power
High speed access: 15 ns
Low operating power: ICC = 160 mA (max)
Fully asynchronous operation
Automatic power down
Semaphores included on the 7C1342 to permit software
handshaking between ports
Available in 52-pin PLCC
Pb-free packages available
Logic Block Diagram
R/WL
CEL
OEL
Functional Description
The CY7C135/135A[1] and CY7C1342 are high speed CMOS 4K
x 8 dual-port static RAMs. The CY7C1342 includes semaphores
that provide a means to allocate portions of the dual-port RAM
or any shared resource. Two ports are provided permitting
independent, asynchronous access for reads and writes to any
location in memory. Application areas include interpro-
cessor/multiprocessor designs, communications status
buffering, and dual-port video/graphics memory.
Each port has independent control pins: chip enable (CE), read
or write enable (R/W), and output enable (OE). The
CY7C135/135A is suited for those systems that do not require
on-chip arbitration or are intolerant of wait states. Therefore, the
user must be aware that simultaneous access to a location is
possible. Semaphores are offered on the CY7C1342 to assist in
arbitrating between ports. The semaphore logic is comprised of
eight shared latches. Only one side can control the latch
(semaphore) at any time. Control of a semaphore indicates that
a shared resource is in use. An automatic power down feature is
controlled independently on each port by a chip enable (CE) pin
or SEM pin (CY7C1342 only).
The CY7C135/135A and CY7C1342 are available in 52-pin
PLCC.
R/WR
CER
OER
I/O7L
I/O0L
A11L
A0L
I/O
CONTROL
I/O
CONTROL
ADDRESS
DECODER
MEMORY
ARRAY
ADDRESS
DECODER
I/O7R
I/O0R
A11R
A0R
(7C1342 only) SEML
CEL
OEL
R/WL
SEMAPHORE
ARBITRATION
(7C1342 only)
CER
OER
R/WR
(7C1342 only)
SEMR
Note
1. CY7C135 and CY7C135A are functionally identical
Cypress Semiconductor Corporation • 198 Champion Court
Document #: 38-06038 Rev. *D
• San Jose, CA 95134-1709 • 408-943-2600
Revised December 09, 2008
[+] Feedback


Cypress Semiconductor Electronic Components Datasheet

CY7C135A Datasheet

4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM

No Preview Available !

CY7C135, CY7C135A
CY7C1342
Selection Guide
Parameter
Maximum Access Time
Maximum Operating Current Commercial
Maximum Standby Current for Commercial
ISB1
Pin Configurations
7C135-15
7C1342-15
15
220
60
7C135-20
7C1342-20
20
190
50
7C135/135A-25
7C1342-25
25
180
40
7C135-35
7C1342-35
35
160
30
7C135-55
7C1342-55
55
160
30
Figure 1. Pin Diagram - CY7C135/135A (Top View)
Figure 2. Pin Diagram - CY7C1342 (Top View)
Unit
ns
mA
mA
A1L
A2L
A3L
A4L
A5L
A6L
A7L
A8L
A9L
I/O0L
I/O1L
I/O2L
I/O3L
7 6 5 4 3 2 1 52 51 50 49 48 47
8 46
9 45
10 44
11 43
12 42
13
7C135/135A
41
14 40
15 39
16 38
17 37
18 36
19 35
20 34
21 22 23 24 25 26 27 28 29 30 31 32 33
OER
A0R
A1R
A2R
A3R
A4R
A5R
A6R
A7R
A8R
A9R
NC
I/O7R
A1L
A2L
A3L
A4L
A5L
A6L
A7L
A8L
A9L
I/O0L
I/O1L
I/O2L
I/O3L
7 6 5 4 3 2 1 52 51 50 49 48 47
8 46
9 45
10 44
11 43
12 42
13 7C1342 41
14 40
15 39
16 38
17 37
18 36
19 35
20 34
21 22 23 24 25 26 27 28 29 30 31 32 33
OER
A0R
A1R
A2R
A3R
A4R
A5R
A6R
A7R
A8R
A9R
NC
I/O7R
Pin Definitions
Left Port
A0L–11L
CEL
OEL
R/WL
SEML
(CY7C1342
only)
Right Port
A0R–11R
CER
OER
R/WR
SEMR
(CY7C1342
only)
Description
Address Lines
Chip Enable
Output Enable
Read/Write Enable
Semaphore Enable. When asserted LOW, allows access to eight semaphores. The three least
significant bits of the address lines determines which semaphore to write or read. The I/O0 pin
is used when writing to a semaphore. Semaphores are requested by writing a 0 into the
respective location.
Document #: 38-06038 Rev. *D
Page 2 of 12
[+] Feedback


Part Number CY7C135A
Description 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM
Maker Cypress Semiconductor
PDF Download

CY7C135A Datasheet PDF






Similar Datasheet

1 CY7C135 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM
Cypress Semiconductor
2 CY7C1350G 4-Mbit (128K x 36) Pipelined SRAM
Cypress Semiconductor
3 CY7C1351 128Kx36 Flow-Through SRAM
Cypress Semiconductor
4 CY7C1351F 4-Mb (128K x 36) Flow-through SRAM
Cypress Semiconductor
5 CY7C1351G 4-Mbit (128K x 36) Flow-Through SRAM
Cypress Semiconductor
6 CY7C1352 256K x18 Pipelined SRAM
Cypress Semiconductor
7 CY7C1352F 4-Mbit (256K x 18) Pipelined SRAM
Cypress Semiconductor
8 CY7C1352G 4-Mbit (256K x 18) Pipelined SRAM
Cypress Semiconductor
9 CY7C1353 256Kx18 Flow-Through SRAM
Cypress Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy