Datasheet4U Logo Datasheet4U.com

CY7C1350G - 4-Mbit (128K x 36) Pipelined SRAM

Description

The CY7C1350G is a 3.3 V, 128K × 36 synchronous-pipelined burst SRAM designed specifically to support unlimited true back-to-back read/write operations without the inserti

Features

  • Pin compatible and functionally equivalent to ZBT™ devices.
  • Internally self-timed output buffer control to eliminate the need to use OE.
  • Byte write capability.
  • 128K × 36 common I/O architecture.
  • 3.3 V power supply (VDD).
  • 2.5 V/3.3 V I/O power supply (VDDQ).
  • Fast clock-to-output times.
  • 2.8 ns (for 200-MHz device).
  • Clock enable (CEN) pin to suspend operation.
  • Synchronous self-timed writes.
  • Asynchronous output enable (OE).
  • Available in Pb.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C131AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C131E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C135 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM
CY7C1351 128Kx36 Flow-Through SRAM
CY7C1351F 4-Mb (128K x 36) Flow-through SRAM
CY7C1351G 4-Mbit (128K x 36) Flow-Through SRAM
CY7C1352 256K x18 Pipelined SRAM

Full PDF Text Transcription

Click to expand full text
CY7C1350G 4-Mbit (128K × 36) Pipelined SRAM with NoBL™ Architecture 4-Mbit (128K × 36) Pipelined SRAM with NoBL™ Architecture Features ■ Pin compatible and functionally equivalent to ZBT™ devices ■ Internally self-timed output buffer control to eliminate the need to use OE ■ Byte write capability ■ 128K × 36 common I/O architecture ■ 3.3 V power supply (VDD) ■ 2.5 V/3.3 V I/O power supply (VDDQ) ■ Fast clock-to-output times ❐ 2.
Published: |