| Part number | CY7C1307BV25 |
|---|---|
| Manufacturer | Cypress Semiconductor |
| File Size | 784.33 KB |
| Description | 18-Mbit Burst of 4 Pipelined SRAM |
| Datasheet |
 CY7C1307BV25 Datasheet
|
| Note |
This datasheet PDF includes multiple part numbers: CY7C1307BV25, CY7C1305BV25. Please refer to the document for exact specifications by model. |
|
|
Separate independent Read and Write data ports Supports concurrent transactions 167-MHz clock for high bandwidth 2.5 ns Clock-to-Valid access time 4-Word Burst for reducing the address bus frequency Double Data Rate (DDR) interfaces on both Read and Write Ports (data transferred at 333 MHz) @167 MHz Two input clocks (K and K) for precise DDR timing SRAM uses rising edges only Two input clocks for output da
📁 Similar Datasheet
