Datasheet4U Logo Datasheet4U.com

SN74LVC2G02 - Dual 2-Input Positive-NOR Gate

Description

This dual 2-input positive-NOR gate is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC2G02 device performs the Boolean function Y = A + B or Y = A × B in positive logic.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Features

  • 1 Available in the Texas Instruments NanoFree™ package.
  • Supports 5-V VCC operation.
  • Inputs accept voltages to 5.5 V.
  • Max tpd of 4.9 ns at 3.3 V.
  • Low power consumption, 10-μA Max ICC.
  • ±24-mA Output drive at 3.3 V.
  • Typical VOLP (output ground bounce) 2 V at VCC = 3.3 V, TA = 25°C.
  • Ioff supports partial-power-down mode operation.
  • Latch-up.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC2G02-EP Dual 2-Input Positive-NOR Gate
SN74LVC2G00 Dual 2-Input Positive-NAND Gate
SN74LVC2G00W-EP DUAL 2-INPUT POSITIVE-NAND GATE
SN74LVC2G04 Dual Inverter Gate
SN74LVC2G04-EP Dual Inverter Gate

Full PDF Text Transcription

Click to expand full text
Product Folder Order Now Technical Documents Tools & Software Support & Community SN74LVC2G02 SCES194N – APRIL 1999 – REVISED MAY 2019 SN74LVC2G02 Dual 2-Input Positive-NOR Gate 1 Features •1 Available in the Texas Instruments NanoFree™ package • Supports 5-V VCC operation • Inputs accept voltages to 5.5 V • Max tpd of 4.9 ns at 3.3 V • Low power consumption, 10-μA Max ICC • ±24-mA Output drive at 3.3 V • Typical VOLP (output ground bounce) <0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (output VOH undershoot) >2 V at VCC = 3.
Published: |