Datasheet4U Logo Datasheet4U.com

ZL30121 - SONET/SDH Low Jitter System Synchronizer

Description

12 1.1 DPLL

Features

  • Supports the requirements of Telcordia GR-253 and GR-1244 for Stratum 3, 4E, 4 and SMC clocks, and the requirements of ITU-T G.781 SETS, G.813 SEC, G.823, G.824 and G.825 clocks.
  • Internal APLL provides standard output clock frequencies up to 622.08 MHz with jitter < 3 ps RMS suitable for GR-253-CORE OC-12 and G.813 STM-16 interfaces.
  • Programmable output synthesizers generate clock frequencies from any multiple of 8 kHz up to 77.76 MHz in addition to 2 kHz.
  • Pr.

📥 Download Datasheet

Datasheet Details

Part number ZL30121
Manufacturer Zarlink Semiconductor
File Size 376.73 KB
Description SONET/SDH Low Jitter System Synchronizer
Datasheet download datasheet ZL30121 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ZL30121 SONET/SDH Low Jitter System Synchronizer Data Sheet Features • Supports the requirements of Telcordia GR-253 and GR-1244 for Stratum 3, 4E, 4 and SMC clocks, and the requirements of ITU-T G.781 SETS, G.813 SEC, G.823, G.824 and G.825 clocks • Internal APLL provides standard output clock frequencies up to 622.08 MHz with jitter < 3 ps RMS suitable for GR-253-CORE OC-12 and G.813 STM-16 interfaces • Programmable output synthesizers generate clock frequencies from any multiple of 8 kHz up to 77.
Published: |