Synchronizes with standard telecom system references and synthesizes a wide variety of protected telecom line interface clocks that are compliant with Telcordia GR-253-CORE and ITU-T G.813.
Internal APLL provides standard output clock frequencies up to 622.08 MHz that meet jitter requirements for interfaces up to OC-192/STM-64.
Programmable output synthesizers (P0, P1) generate clock frequencies from any multiple of 8 kHz up to 77.76.
Full PDF Text Transcription for ZL30119 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
ZL30119. For precise diagrams, and layout, please refer to the original PDF.
ZL30119 SONET/SDH OC-48/OC-192 Line Card Synchronizer Data Sheet Features Ordering Information June 2006 • Synchronizes with standard telecom system references and synthe...
View more extracted text
2006 • Synchronizes with standard telecom system references and synthesizes a wide variety of protected telecom line interface clocks that are compliant with Telcordia GR-253-CORE and ITU-T G.813 • Internal APLL provides standard output clock frequencies up to 622.08 MHz that meet jitter requirements for interfaces up to OC-192/STM-64 • Programmable output synthesizers (P0, P1) generate clock frequencies from any multiple of 8 kHz up to 77.
ZL30119 Datasheet
