ZL30116 - SONET/SDH Low Jitter System Synchronizer
Zarlink Semiconductor
General Description
12 1.1 DPLL
Key Features
Supports the requirements of Telcordia GR-253 and GR-1244 for Stratum 3, 4E, 4 and SMC clocks, and the requirements of ITU-T G.781 SETS, G.813 SEC, G.823, G.824 and G.825 clocks.
Internal APLL provides standard output clock frequencies up to 622.08 MHz that meet jitter requirements for interfaces up to OC-192/STM-64.
Programmable output synthesizers generate clock frequencies from any multiple of 8 kHz up to 77.76 MHz in addition to 2 kHz.
Full PDF Text Transcription for ZL30116 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
ZL30116. For precise diagrams, and layout, please refer to the original PDF.
ZL30116 SONET/SDH OC-48/OC-192 System Synchronizer Data Sheet Features • Supports the requirements of Telcordia GR-253 and GR-1244 for Stratum 3, 4E, 4 and SMC clocks, an...
View more extracted text
f Telcordia GR-253 and GR-1244 for Stratum 3, 4E, 4 and SMC clocks, and the requirements of ITU-T G.781 SETS, G.813 SEC, G.823, G.824 and G.825 clocks • Internal APLL provides standard output clock frequencies up to 622.08 MHz that meet jitter requirements for interfaces up to OC-192/STM-64 • Programmable output synthesizers generate clock frequencies from any multiple of 8 kHz up to 77.
ZL30116 Datasheet
