Datasheet4U Logo Datasheet4U.com

IDT71V546S - Synchronous SRAM

Description

The IDT71V546 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAM organized as 128K x 36 bits.

It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads.

Thus it has been given the name ZBTTM, or Zero Bus Turn-around.

Features

  • 128K x 36 memory configuration, pipelined outputs.
  • Supports high performance system speed - 133 MHz (4.2 ns Clock-to-Data Access).
  • ZBTTM Feature - No dead cycles between write and read cycles.
  • Internally synchronized registered outputs eliminate the need to control OE.
  • Single R/W (READ/WRITE) control pin Functional Block Diagram LBO Address A [0:16] CE1, CE2, CE2 R/W CEN ADV/LD BWx DQ DQ.
  • Positive clock-edge triggered address, data, and control signal registers.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT71V546S 3.3V Synchronous SRAM IDT
IDT71V546 128K x 36/ 3.3V Synchronous SRAM with ZBT Feature/ Burst Counter and Pipelined Outputs Integrated Device Technology
IDT71V547S 3.3V Synchronous SRAM IDT
IDT71V547XS 3.3V Synchronous SRAM IDT
IDT71V509 128K x 8 3.3V SYNCHRONOUS SRAM WITH ZBTO AND FLOW-THROUGH OUTPUT Integrated Device Technology

Other Datasheets by Renesas

Part Number Description
IDT71V124SA 3.3V CMOS Static RAM
IDT71V35761S 128K x 36 3.3V Synchronous SRAM
IDT71V35761SA 128K x 36 3.3V Synchronous SRAM
IDT71V416 3.3V CMOS Static RAM
IDT71V416L 3.3V CMOS Static RAM

Full PDF Text Transcription

Click to expand full text
128K x 36, 3.3V Synchronous IDT71V546S SRAM with ZBT™ Feature Burst Counter and Pipelined Outputs Features ◆ 128K x 36 memory configuration, pipelined outputs ◆ Supports high performance system speed - 133 MHz (4.2 ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized registered outputs eliminate the need to control OE ◆ Single R/W (READ/WRITE) control pin Functional Block Diagram LBO Address A [0:16] CE1, CE2, CE2 R/W CEN ADV/LD BWx DQ DQ ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications ◆ 4-word burst capability (interleaved or linear) ◆ Individual byte write (BW1 - BW4) control (May tie active) ◆ Three chip enables for simple depth expansion ◆ Single 3.
Published: |