Datasheet4U Logo Datasheet4U.com

ICS671-03 - LOW SKEW BUFFER

Description

The ICS671-03 is a low phase noise, high speed PLL based, 8 output, low skew zero delay buffer.

Based on IDT’s proprietary low jitter Phase Locked Loop (PLL) techniques, the device provides eight low skew outputs at speeds up to 133 MHz at 3.3 V.

Features

  • Packaged in 16 pin narrow (150 mil) SOIC.
  • Clock outputs from 10 to 133 MHz.
  • Zero input-output delay.
  • Eight low-skew (.

📥 Download Datasheet

Datasheet preview – ICS671-03

Datasheet Details

Part number ICS671-03
Manufacturer Renesas
File Size 322.92 KB
Description LOW SKEW BUFFER
Datasheet download datasheet ICS671-03 Datasheet
Additional preview pages of the ICS671-03 datasheet.

📁 Similar Datasheet

  • ICS671-06 - Low Skew Buffer (Integrated Circuit Systems)
  • ICS671-15 - Low Skew Buffer (Integrated Circuit Systems)
  • ICS670-01 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER (IDT)
  • ICS670-02 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER (IDT)
  • ICS670-03 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER (IDT)
  • ICS670-04 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER (IDT)
  • ICS673-01 - PLL BUILDING BLOCK (IDT)
  • ICS674-01 - USER CONFIGURABLE DIVIDER (IDT)
  • ICS650-01B - System Peripheral Clock Source (Integrated Circuit Systems)
  • ICS650-05 - HDTV Clock Synthesizer (Integrated Circuit Systems)
Other Datasheets by Renesas
  • ICS671-01 - ZERO DELAY LOW SKEW BUFFER/MULTIPLIER
  • ICS670-01 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
  • ICS670-03 - LOW PHASE NOISE ZERO-DELAY BUFFER/MULTIPLIER
  • ICS672-01 - QUADRACLOCK QUADRATURE DELAY BUFFER
  • ICS672-02 - QUADRACLOCK QUADRATURE DELAY BUFFER
  • ICS674-01 - USER CONFIGURABLE DIVIDER
  • ICS601-01 - LOW PHASE NOISE CLOCK MULTIPLIER
  • ICS601-02 - LOW PHASE NOISE CLOCK MULTIPLIER

Full PDF Text Transcription

Click to expand full text
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER DATASHEET ICS671-03 Description The ICS671-03 is a low phase noise, high speed PLL based, 8 output, low skew zero delay buffer. Based on IDT’s proprietary low jitter Phase Locked Loop (PLL) techniques, the device provides eight low skew outputs at speeds up to 133 MHz at 3.3 V. The outputs can be generated from the PLL (for zero delay), or directly from the input (for testing), and can be set to tri-state mode or to stop at a low level. For normal operation as a zero delay buffer, any output clock is tied to the FBIN pin.
Published: |