ICS671-06 Datasheet PDF (Low Skew Buffer) | Download Integrated Circuit Systems ICS671-06

ICS671-06 - Low Skew Buffer

Description

The ICS671-06 is a low phase noise, high-speed PLL-based, 8 output, low skew zero delay buffer.

Based on ICS’ proprietary low jitter Phase-Locked Loop (PLL) techniques, the device provides eight low skew outputs at speeds up to 133 MHz at 3.3 V.

Features

Clock outputs from 10 to 133 MHz Zero input-output delay Eight low skew (.

Datasheet Details

Part number	ICS671-06
Manufacturer	Integrated Circuit Systems
File Size	196.86 KB
Description	Low Skew Buffer
Datasheet	ICS671-06 Datasheet
Additional preview pages of the ICS671-06 datasheet.

📁 Similar Datasheet

ICS671-01 - ZERO DELAY LOW SKEW BUFFER/MULTIPLIER (Renesas)

ICS671-03 - LOW SKEW BUFFER (Renesas)

ICS670-01 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER (IDT)

ICS670-01 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER (Renesas)

ICS670-02 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER (IDT)

ICS670-03 - LOW PHASE NOISE ZERO-DELAY BUFFER/MULTIPLIER (Renesas)

ICS670-03 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER (IDT)

ICS670-04 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER (IDT)

ICS672-01 - QUADRACLOCK QUADRATURE DELAY BUFFER (Renesas)

ICS672-02 - QUADRACLOCK QUADRATURE DELAY BUFFER (Renesas)

Full PDF Text Transcription

Click to expand full text

ICS671-06 3.3 VOLT ZERO DELAY, LOW SKEW BUFFER Description The ICS671-06 is a low phase noise, high-speed PLL-based, 8 output, low skew zero delay buffer. Based on ICS’ proprietary low jitter Phase-Locked Loop (PLL) techniques, the device provides eight low skew outputs at speeds up to 133 MHz at 3.3 V. The outputs can be generated from the PLL (for zero delay), or directly from the input (for testing), and can be set to tri-state mode or to stop at a low level. For normal operation as a zero delay buffer, any output clock is tied to the FBIN pin. www.DataSheet4U.

Published: May 13, 2010 |