Datasheet4U Logo Datasheet4U.com

BLD6G21L-50 - TD-SCDMA 2010 MHz to 2025 MHz fully integrated Doherty transistor

Description

The BLD6G21L-50 and BLD6G21LS-50 incorporate a fully integrated Doherty solution using NXP’s state of the art GEN6 LDMOS technology.

This device is perfectly suited for TD-SCDMA base station applications at frequencies from 2010 MHz to 2025 MHz.

Features

  • I Typical TD-SCDMA performance at frequencies from 2010 MHz to 2025 MHz: N Average output power = 8 W N Power gain = 13.5 dB N Efficiency = 42 % I Fully optimized integrated Doherty concept: N integrated asymmetrical power splitter at input N integrated power combiner N peak biasing down to 0 V N low junction temperature N high efficiency I Integrated ESD protection NXP Semiconductors BLD6G21L-50; BLD6G21LS-50 TD-SCDMA 2010 MHz to 2025 MHz fully integrated Doherty transistor I I I I I Good pai.

📥 Download Datasheet

Datasheet Details

Part number BLD6G21L-50
Manufacturer NXP Semiconductors
File Size 162.90 KB
Description TD-SCDMA 2010 MHz to 2025 MHz fully integrated Doherty transistor
Datasheet download datasheet BLD6G21L-50 Datasheet

Full PDF Text Transcription

Click to expand full text
BLD6G21L-50; BLD6G21LS-50 TD-SCDMA 2010 MHz to 2025 MHz fully integrated Doherty transistor Rev. 01 — 28 October 2009 Objective data sheet 1. Product profile 1.1 General description The BLD6G21L-50 and BLD6G21LS-50 incorporate a fully integrated Doherty solution using NXP’s state of the art GEN6 LDMOS technology. This device is perfectly suited for TD-SCDMA base station applications at frequencies from 2010 MHz to 2025 MHz. The main and peak device, input splitter and output combiner are integrated in a single package. This package consists of one gate and drain lead and two extra leads of which one is used for biasing the peak amplifier and the other is not connected. It only requires the proper input/output match and bias setting as with a normal class-AB transistor. Table 1.
Published: |