

BLD6G21L-50; BLD6G21LS-50

TD-SCDMA 2010 MHz to 2025 MHz fully integrated Doherty transistor

Rev. 01 — 28 October 2009

Objective data sheet

1. Product profile

1.1 General description

The BLD6G21L-50 and BLD6G21LS-50 incorporate a fully integrated Doherty solution using NXP's state of the art GEN6 LDMOS technology. This device is perfectly suited for TD-SCDMA base station applications at frequencies from 2010 MHz to 2025 MHz. The main and peak device, input splitter and output combiner are integrated in a single package. This package consists of one gate and drain lead and two extra leads of which one is used for biasing the peak amplifier and the other is not connected. It only requires the proper input/output match and bias setting as with a normal class-AB transistor.

Table 1. Typical performance

RF performance at $T_h = 25^\circ\text{C}$.

Mode of operation	f (MHz)	V_{DS} (V)	$P_{L(AV)}$ (W)	G_p (dB)	η_D (%)	ACPR (dBc)	$P_{L(3dB)}$ (W)
TD-SCDMA [1][2]	2010 to 2025	28	8	13.5	42	-23	50

[1] Test signal: 6-carrier TD-SCDMA; PAR = 10.8 dB at 0.01 % probability on CCDF.

[2] $I_{DQ} = 170\text{ mA}$ (main); $V_{GS(amp)peak} = 0\text{ V}$.

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

www.DataSheet4U.com

1.2 Features

- Typical TD-SCDMA performance at frequencies from 2010 MHz to 2025 MHz:
 - ◆ Average output power = 8 W
 - ◆ Power gain = 13.5 dB
 - ◆ Efficiency = 42 %
- Fully optimized integrated Doherty concept:
 - ◆ integrated asymmetrical power splitter at input
 - ◆ integrated power combiner
 - ◆ peak biasing down to 0 V
 - ◆ low junction temperature
 - ◆ high efficiency
- Integrated ESD protection





- Good pair match (main and peak on the same chip)
- Independent control of main and peak bias
- Internally matched for ease of use
- Excellent ruggedness
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

1.3 Applications

- High efficiency RF power amplifiers with digital pre-distortion for TD-SCDMA multi carrier applications in the 2010 MHz to 2025 MHz range.

2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline	Graphic symbol
BLD6G21L-50 (SOT1130A)			
1	drain		
2	gate + bias main		
3	source		
4	n.c.		
5	bias peak		
BLD6G21LS-50 (SOT1130B)			
1	drain		
2	gate + bias main		
3	source		
4	n.c.		
5	bias peak		


[1] Connected to flange.

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BLD6G21L-50	-	flanged ceramic package; 2 mounting holes; 4 leads	SOT1130A
BLD6G21LS-50	-	earless flanged ceramic package; 4 leads	SOT1130B

4. Block diagram



5. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).
Valid for both main and peak device.

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	65	V
$V_{GS(amp)main}$	main amplifier gate-source voltage		-0.5	+13	V
$V_{GS(amp)peak}$	peak amplifier gate-source voltage		-0.5	+13	V
I_D	drain current		-	10.2	A
T_{stg}	storage temperature		-65	+150	°C
T_j	junction temperature		-	200	°C

6. Thermal characteristics

www.DataSheet4U.com

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j-case)}$	thermal resistance from junction to case	$T_{case} = 80\text{ °C}$; $P_L = 8\text{ W}$	[1] 2.4	K/W

[1] When operated with a 6-carrier TD-SCDMA modulated signal with PAR = 10.8 dB at 0.01 % probability on CCDF.

7. Characteristics

Table 6. Characteristics*Valid for both main and peak device.*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.62\text{ mA}$	65	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 10\text{ V}$; $I_D = 31\text{ mA}$	1.4	1.8	2.4	V
V_{GSq}	gate-source quiescent voltage	$V_{DS} = 28\text{ V}$; $I_D = 170\text{ mA}$	1.55	2.05	2.55	V
I_{DSS}	drain leakage current	$V_{GS} = 0\text{ V}$; $V_{DS} = 28\text{ V}$	-	-	1.4	μA
I_{DSX}	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75\text{ V}$; $V_{DS} = 10\text{ V}$	4.6	5.1	-	A
I_{GSS}	gate leakage current	$V_{GS} = 11\text{ V}$; $V_{DS} = 0\text{ V}$	-	-	140	nA
g_{fs}	forward transconductance	$V_{DS} = 10\text{ V}$; $I_D = 1.55\text{ A}$	1.4	2.2	-	S
$R_{DS(on)}$	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75\text{ V}$; $I_D = 1.085\text{ A}$	-	0.52	0.736	Ω

8. Application information

Table 7. Application information

Mode of operation: 6-carrier TD-SCDMA; PAR 10.8 dB at 0.01 % probability on CCDF;
 $f = 2017.5\text{ MHz}$; RF performance at $V_{DS} = 28\text{ V}$; $I_{Dq} = 170\text{ mA}$; $V_{GS(amp)peak} = 0\text{ V}$; $T_{case} = 25^\circ\text{C}$;
 unless otherwise specified; in a production circuit.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$P_{L(AV)}$	average output power		-	8	-	W
G_p	power gain	$P_{L(AV)} = 8\text{ W}$	<tbd>	13.5	-	dB
η_D	drain efficiency	$P_{L(AV)} = 8\text{ W}$	<tbd>	42	-	%
PAR_O	output peak-to-average ratio	$P_{L(AV)} = 8\text{ W}$	<tbd>	9.4	-	dB
RL_{in}	input return loss	$P_{L(AV)} = 8\text{ W}$	<tbd>	20	-	dB
ACPR	adjacent channel power ratio	$P_{L(AV)} = 8\text{ W}$	-	-23	<tbd>	dBc

www.DataSheet4U.com


8.1 Ruggedness in Doherty operation

The BLD6G21L-50 and BLD6G21LS-50 are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions:
 $V_{DS} = 28\text{ V}$; $I_{Dq} = 170\text{ mA}$; $P_L = 8\text{ W}$ (TD-SCDMA); $f = 2017.5\text{ MHz}$.

8.2 Impedance information

Table 8. Typical impedance*Measured Load Pull data; typical values unless otherwise specified.*


f	Z_S	Z_L
MHz	Ω	Ω
1995	3.5 – 12.3j	6.7 – 6.1j
2010	3.6 – 12.7j	6.7 – 6.1j
2017.5	3.6 – 12.7j	6.7 – 5.7j
2025	3.7 – 12.7j	6.4 – 5.2j
2040	4.0 – 12.9j	5.7 – 4.8j

**Fig 2. Definition of transistor impedance**

8.3 Performance curves


Performance curves are measured in a BLD6G21L-50 application circuit.

8.3.1 CW pulsed



$V_{DS} = 28\text{ V}$; $I_{DQ} = 170\text{ mA}$ (main); $T_{case} = 25\text{ }^{\circ}\text{C}$;
 $f = 2017.5\text{ MHz}$; $\delta = 10\%$; $t_p = 100\text{ }\mu\text{s}$ on 1 ms period.


- (1) $V_{GS(amp)peak} = 0\text{ V}$
- (2) $V_{GS(amp)peak} = 0.2\text{ V}$
- (3) $V_{GS(amp)peak} = 0.4\text{ V}$
- (4) $V_{GS(amp)peak} = 0.5\text{ V}$
- (5) $V_{GS(amp)peak} = 0.6\text{ V}$
- (6) $V_{GS(amp)peak} = 0.8\text{ V}$

Fig 3. Power gain as a function of load power; typical values

$V_{DS} = 28\text{ V}$; $I_{DQ} = 170\text{ mA}$ (main); $T_{case} = 25\text{ }^{\circ}\text{C}$;
 $f = 2017.5\text{ MHz}$; $\delta = 10\%$; $t_p = 100\text{ }\mu\text{s}$ on 1 ms period.

- (1) $V_{GS(amp)peak} = 0\text{ V}$
- (2) $V_{GS(amp)peak} = 0.2\text{ V}$
- (3) $V_{GS(amp)peak} = 0.4\text{ V}$
- (4) $V_{GS(amp)peak} = 0.5\text{ V}$
- (5) $V_{GS(amp)peak} = 0.6\text{ V}$
- (6) $V_{GS(amp)peak} = 0.8\text{ V}$


Fig 4. Drain efficiency as a function of load power; typical values



$V_{DS} = 28\text{ V}$; $I_{DQ} = 170\text{ mA}$ (main); $T_{case} = 25\text{ }^{\circ}\text{C}$;
 $V_{GS(amp)peak} = 0\text{ V}$; $\delta = 10\%$; $t_p = 100\text{ }\mu\text{s}$ on 1 ms period.

- (1) $f = 2010\text{ MHz}$
- (2) $f = 2018\text{ MHz}$
- (3) $f = 2025\text{ MHz}$


Fig 5. Power gain as a function of load power; typical values



$V_{DS} = 28\text{ V}$; $I_{DQ} = 170\text{ mA}$ (main); $T_{case} = 25\text{ }^{\circ}\text{C}$;
 $V_{GS(amp)peak} = 0\text{ V}$; $\delta = 10\%$; $t_p = 100\text{ }\mu\text{s}$ on 1 ms period.

- (1) $f = 2010\text{ MHz}$
- (2) $f = 2018\text{ MHz}$
- (3) $f = 2025\text{ MHz}$


Fig 6. Drain efficiency as a function of load power; typical values



$V_{DS} = 28\text{ V}$; $I_{DQ} = 170\text{ mA}$; $V_{GS(amp)peak} = 0\text{ V}$; $T_{case} = 25\text{ }^{\circ}\text{C}$; $\delta = 10\%$; $t_p = 100\text{ }\mu\text{s}$ on 1 ms period.

- (1) $f = 2010\text{ MHz}$
- (2) $f = 2018\text{ MHz}$
- (3) $f = 2025\text{ MHz}$


Fig 7. Input return loss as a function of load power; typical values

8.3.2 TD-SCDMA

$V_{DS} = 28\text{ V}$; $I_{DQ} = 170\text{ mA}$ (main); $T_{case} = 25\text{ }^{\circ}\text{C}$;
 $f = 2017.5\text{ MHz}$; 6-carrier TD-SCDMA; PAR = 10.8 dB at
 0.01 % probability on CCDF.

- (1) $V_{GS(amp)peak} = 0\text{ V}$
- (2) $V_{GS(amp)peak} = 0.2\text{ V}$
- (3) $V_{GS(amp)peak} = 0.4\text{ V}$
- (4) $V_{GS(amp)peak} = 0.5\text{ V}$
- (5) $V_{GS(amp)peak} = 0.6\text{ V}$
- (6) $V_{GS(amp)peak} = 0.8\text{ V}$


Fig 8. Power gain as a function of average load power; typical values



$V_{DS} = 28\text{ V}$; $I_{DQ} = 170\text{ mA}$ (main); $T_{case} = 25\text{ }^{\circ}\text{C}$;
 $f = 2017.5\text{ MHz}$; 6-carrier TD-SCDMA; PAR = 10.8 dB at
 0.01 % probability on CCDF.


- (1) $V_{GS(amp)peak} = 0\text{ V}$
- (2) $V_{GS(amp)peak} = 0.2\text{ V}$
- (3) $V_{GS(amp)peak} = 0.4\text{ V}$
- (4) $V_{GS(amp)peak} = 0.5\text{ V}$
- (5) $V_{GS(amp)peak} = 0.6\text{ V}$
- (6) $V_{GS(amp)peak} = 0.8\text{ V}$

Fig 9. Drain efficiency as a function of average load power; typical values



$V_{DS} = 28$ V; $I_{DQ} = 170$ mA; $P_{L(AV)} = 8$ W; $T_{case} = 25$ °C; $f = 2017.5$ MHz; 6-carrier TD-SCDMA; PAR = 10.8 dB at 0.01 % probability on CCDF.


Fig 10. Power gain and drain efficiency as function of peak amplifier gate-source voltage; typical values



$V_{DS} = 28$ V; $I_{DQ} = 170$ mA (main); $T_{case} = 25$ °C;
 $V_{GS(amp)peak} = 0$ V; 6-carrier TD-SCDMA; PAR = 10.8 dB
 at 0.01 % probability on CCDF.

- (1) $f = 2010$ MHz
- (2) $f = 2018$ MHz
- (3) $f = 2025$ MHz

Fig 11. Power gain as a function of average load power; typical values




$V_{DS} = 28$ V; $I_{DQ} = 170$ mA (main); $T_{case} = 25$ °C;
 $V_{GS(amp)peak} = 0$ V; 6-carrier TD-SCDMA; PAR = 10.8 dB
 at 0.01 % probability on CCDF.

- (1) $f = 2010$ MHz
- (2) $f = 2018$ MHz
- (3) $f = 2025$ MHz

Fig 12. Drain efficiency as a function of average load power; typical values

9. Test information



www.DataSheet4U.com

Table 9. List of componentsSee [Figure 13](#) for component layout.


Component	Description	Value	Dimensions
C1, C3, C5, C18	multilayer ceramic chip capacitor	9.1 pF	[1]
C2, C4, C12, C15	multilayer ceramic chip capacitor	100 nF	
C6	electrolytic capacitor	470 μ F; 63 V	
C7, C8	multilayer ceramic chip capacitor	10 μ F	
C9, C10	multilayer ceramic chip capacitor	1.5 pF	[1]
C11, C13, C14, C16	multilayer ceramic chip capacitor	8.2 pF	[1]
C17	multilayer ceramic chip capacitor	1.2 pF	[1]
C19, C20	multilayer ceramic chip capacitor	0.7 pF	[1]
C21	multilayer ceramic chip capacitor	1.2 pF	[1]
L1, L2	copper wire	-	diameter = 0.8 mm; length = 8 mm
R1	SMD resistor	3.6 Ω	1206
R2	SMD resistor	33 Ω	1206

[1] American Technical Ceramics type 100B or capacitor of same quality.

10. Package outline

Flanged ceramic package; 2 mounting holes; 4 leads

SOT1130A



Dimensions

Unit ⁽¹⁾	A	b	b ₁	c	D	D ₁	E	E ₁	F	H	L	p	Q	q	U ₁	U ₂	w ₁	w ₂
mm	max	4.65	1.14	5.26	0.18	9.65	9.65	9.65	1.14	17.12	3.00	3.30	1.70	15.24	20.45	9.91	0.25	0.51
	nom	3.76	0.89	5.00	0.10	9.40	9.40	9.40	0.89	16.10	2.69	2.92	1.45		20.19	9.65		
inches	max	0.183	0.045	0.207	0.007	0.38	0.38	0.38	0.045	0.674	0.118	0.130	0.067	0.6	0.805	0.39	0.01	0.02
	nom	0.148	0.035	0.197	0.004	0.37	0.37	0.37	0.035	0.634	0.106	0.115	0.057		0.795	0.38		

Note

1. Millimeter dimensions are derived from the original inch dimensions.


sot1130a_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT1130A						09-07-23 09-10-12

Fig 14. Package outline SOT1130A

Earless flanged ceramic package; 4 leads

SOT1130B



Dimensions

Unit ⁽¹⁾	A	b	b ₁	c	D	D ₁	E	E ₁	F	H	L	Q	U ₁	U ₂	w ₂	Z	Z ₁	α
mm	max	4.65	1.14	5.26	0.18	9.65	9.65	9.65	1.14	17.12	3.00	1.70	9.91	9.91	0.51	3.05	5.66	64°
	nom																	
	min	3.76	0.89	5.00	0.10	9.40	9.40	9.40	0.89	16.10	2.69	1.45	9.65	9.65		2.79	5.41	62°
inches	max	0.183	0.045	0.207	0.007	0.38	0.38	0.38	0.045	0.674	0.118	0.069	0.39	0.39	0.02	0.120	0.223	64°
	nom																	
	min	0.148	0.035	0.197	0.004	0.37	0.37	0.37	0.035	0.634	0.106	0.059	0.38	0.38		0.110	0.213	62°

Note

1. millimeter dimensions are derived from the original inch dimensions.

sot1130b_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT1130B						09-07-23 09-10-12

Fig 15. Package outline SOT1130B

11. Abbreviations

Table 10. Abbreviations

Acronym	Description
CCDF	Complementary Cumulative Distribution Function
CW	Continuous Wave
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
PAR	Peak-to-Average power Ratio
RF	Radio Frequency
SMD	Surface Mounted Device
TD-SCDMA	Time Division-Synchronous Code Division Multiple Access
VSWR	Voltage Standing-Wave Ratio

12. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLD6G21L-50_BLD6G21LS-50_1	20091028	Objective data sheet	-	-

13. Legal information

13.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

13.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

14. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

15. Contents

1	Product profile	1
1.1	General description	1
1.2	Features	1
1.3	Applications	2
2	Pinning information	2
3	Ordering information	2
4	Block diagram	3
5	Limiting values	3
6	Thermal characteristics	3
7	Characteristics	4
8	Application information	4
8.1	Ruggedness in Doherty operation	4
8.2	Impedance information	4
8.3	Performance curves	5
8.3.1	CW pulsed	5
8.3.2	TD-SCDMA	7
9	Test information	9
10	Package outline	10
11	Abbreviations	12
12	Revision history	12
13	Legal information	13
13.1	Data sheet status	13
13.2	Definitions	13
13.3	Disclaimers	13
13.4	Trademarks	13
14	Contact information	13
15	Contents	14