Datasheet4U Logo Datasheet4U.com

IS43R32800 - 256Mb DDR Synchronous DRAM

Datasheet Summary

Description

IS43R32800 is a 4-bank x 2,097,152-word x32bit Double Data Rate Synchronous DRAM, with SSTL_2 interface.

All control and address signals are referenced to the rising edge of CLK.

Features

  • Vdd/Vddq=2.5V+0.2V (-5, -6, -75).
  • Double data rate architecture; two data transfers per clock cycle.
  • Bidirectional, data strobe (DQS) is transmitted/ received with data.
  • Differential clock input (CLK and /CLK).
  • DLL aligns DQ and DQS transitions with CLK transitions edges of DQS.
  • Commands entered on each positive CLK edge;.
  • Data and data mask referenced to both edges of DQS.
  • 4 bank operation controlled by BA0, BA1 (B.

📥 Download Datasheet

Datasheet preview – IS43R32800

Datasheet Details

Part number IS43R32800
Manufacturer Integrated Silicon Solution
File Size 442.73 KB
Description 256Mb DDR Synchronous DRAM
Datasheet download datasheet IS43R32800 Datasheet
Additional preview pages of the IS43R32800 datasheet.
Other Datasheets by Integrated Silicon Solution

Full PDF Text Transcription

Click to expand full text
IS43R32800 8Mx32 256Mb DDR Synchronous DRAM FEBUARY 2009 FEATURES • Vdd/Vddq=2.5V+0.2V (-5, -6, -75) • Double data rate architecture; two data transfers per clock cycle • Bidirectional, data strobe (DQS) is transmitted/ received with data • Differential clock input (CLK and /CLK) • DLL aligns DQ and DQS transitions with CLK transitions edges of DQS • Commands entered on each positive CLK edge; • Data and data mask referenced to both edges of DQS • 4 bank operation controlled by BA0, BA1 (Bank Address) • /CAS latency –2.0/2.5/3.
Published: |