Datasheet4U Logo Datasheet4U.com

CY7C1338G - 4-Mbit Flow-Through Sync SRAM

Description

The CY7C1338G is a 128K × 32 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic.

Maximum access delay from clock rise is 8.0 ns (100-MHz version).

Features

  • 128K × 32 common I/O.
  • 3.3 V core power supply (VDD).
  • 2.5 V or 3.3 V I/O supply (VDDQ).
  • Fast clock-to-output times.
  • 8.0 ns (100-MHz version).
  • Provide high-performance 2-1-1-1 access rate.
  • User-selectable burst counter supporting Intel Pentium interleaved or linear burst sequences.
  • Separate processor and controller address strobes.
  • Synchronous self-timed write.
  • Asynchronous output enable.
  • Offered in Pb-free 100-pin TQFP package.
  • “ZZ” s.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C131AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C131E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1338 128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
CY7C1338B 128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
CY7C1338F 4-Mb (128K x 32) Flow-Through Sync SRAM
CY7C133 2K x 16 Dual-Port Static RAM
CY7C1339G 4-Mbit Pipelined Sync SRAM

Full PDF Text Transcription

Click to expand full text
CY7C1338G 4-Mbit (128K × 32) Flow-Through Sync SRAM 4-Mbit (128K × 32) Flow-Through Sync SRAM Features ■ 128K × 32 common I/O ■ 3.3 V core power supply (VDD) ■ 2.5 V or 3.3 V I/O supply (VDDQ) ■ Fast clock-to-output times ❐ 8.0 ns (100-MHz version) ■ Provide high-performance 2-1-1-1 access rate ■ User-selectable burst counter supporting Intel Pentium interleaved or linear burst sequences ■ Separate processor and controller address strobes ■ Synchronous self-timed write ■ Asynchronous output enable ■ Offered in Pb-free 100-pin TQFP package ■ “ZZ” sleep mode option Functional Description The CY7C1338G is a 128K × 32 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 8.0 ns (100-MHz version).
Published: |