Datasheet4U Logo Datasheet4U.com

CY7C133 - 2K x 16 Dual-Port Static RAM

Description

The CY7C133 and CY7C143 are high-speed CMOS 2K by 16 dual-port static RAMs.

Two ports are provided permitting independent access to any location in memory.

Features

  • True dual-ported memory cells which allow simultaneous reads of the same memory location.
  • 2K x 16 organization.
  • 0.65-micron CMOS for optimum speed/power.
  • High-speed access: 25/35/55 ns.
  • Low operating power: ICC = 150 mA (typ. ).
  • Fully asynchronous operation.
  • Master CY7C133 expands data bus width to 32 bits or more using slave CY7C143.
  • BUSY output flag on CY7C133; BUSY input flag on CY7C143.
  • Available in 68-pin PLCC.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C131AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C131E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1338 128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
CY7C1338B 128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
CY7C1338F 4-Mb (128K x 32) Flow-Through Sync SRAM
CY7C1338G 4-Mbit Flow-Through Sync SRAM
CY7C1339G 4-Mbit Pipelined Sync SRAM

Full PDF Text Transcription

Click to expand full text
CY7C133 CY7C143 2K x 16 Dual-Port Static RAM Features • True dual-ported memory cells which allow simultaneous reads of the same memory location • 2K x 16 organization • 0.65-micron CMOS for optimum speed/power • High-speed access: 25/35/55 ns • Low operating power: ICC = 150 mA (typ.) • Fully asynchronous operation • Master CY7C133 expands data bus width to 32 bits or more using slave CY7C143 • BUSY output flag on CY7C133; BUSY input flag on CY7C143 • Available in 68-pin PLCC Functional Description The CY7C133 and CY7C143 are high-speed CMOS 2K by 16 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory.
Published: |