Datasheet4U Logo Datasheet4U.com

CY7C1338B - 128K x 32 Synchronous-Flow-Through 3.3V Cache RAM

Description

The CY7C1338B is a 3.3V, 128K by 32 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic.

Maximum access delay from clock rise is 7.5 ns (117-MHz version).

Features

  • Supports 117-MHz microprocessor cache systems with zero wait states.
  • 128K by 32 common I/O.
  • Fast clock-to-output times.
  • 7.5 ns (117-MHz version).
  • Two-bit wraparound counter supporting either interleaved or linear burst sequence.
  • Separate processor and controller address strobes provide direct interface with the processor and external www. DataSheet4U. com cache controller.
  • Synchronous self-timed write.
  • Asynchronous output ena.

📥 Download Datasheet

Full PDF Text Transcription

Click to expand full text
338B CY7C1338B 128K x 32 Synchronous-Flow-Through 3.3V Cache RAM Features • Supports 117-MHz microprocessor cache systems with zero wait states • 128K by 32 common I/O • Fast clock-to-output times — 7.5 ns (117-MHz version) • Two-bit wraparound counter supporting either interleaved or linear burst sequence • Separate processor and controller address strobes provide direct interface with the processor and external www.DataSheet4U.com cache controller • Synchronous self-timed write • Asynchronous output enable • 3.3V/ 2.5V I/Os • JEDEC-standard pinout • 100-pin TQFP packaging • ZZ “sleep” mode • Available in Commercial and Industrial Temperatures Functional Description The CY7C1338B is a 3.
Published: |