Datasheet4U Logo Datasheet4U.com

CY7C1338 - 128K x 32 Synchronous-Flow-Through 3.3V Cache RAM

Description

The CY7C1338 is a 3.3V, 128K by 32 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic.

Maximum access delay from clock rise is 7.5 ns (117-MHz version).

Features

  • Supports 117-MHz microprocessor cache systems with zero wait states.
  • 128K by 32 common I/O.
  • Fast clock-to-output times.
  • 7.5 ns (117-MHz version).
  • Two-bit wraparound counter supporting either interleaved or linear burst sequence.
  • Separate processor and controller address strobes provide direct interface with the processor and external cache controller.
  • Synchronous self-timed write.
  • Asynchronous output enable.
  • 3.3V I.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C131AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C131E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1338B 128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
CY7C1338F 4-Mb (128K x 32) Flow-Through Sync SRAM
CY7C1338G 4-Mbit Flow-Through Sync SRAM
CY7C133 2K x 16 Dual-Port Static RAM
CY7C1339G 4-Mbit Pipelined Sync SRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com CY7C1338 128K x 32 Synchronous-Flow-Through 3.3V Cache RAM Features • Supports 117-MHz microprocessor cache systems with zero wait states • 128K by 32 common I/O • Fast clock-to-output times — 7.5 ns (117-MHz version) • Two-bit wraparound counter supporting either interleaved or linear burst sequence • Separate processor and controller address strobes provide direct interface with the processor and external cache controller • Synchronous self-timed write • Asynchronous output enable • 3.3V I/Os • JEDEC-standard pinout • 100-pin TQFP packaging • ZZ “sleep” mode Functional Description The CY7C1338 is a 3.3V, 128K by 32 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 7.
Published: |