Datasheet4U Logo Datasheet4U.com

CY7C1329 - 64K x 32 Synchronous-Pipelined Cache RAM

Description

The CY7C1329 is a 3.3V, 64K by 32 synchronous-pipelined cache SRAM designed to support zero wait state secondary cache with minimal glue logic.

Features

  • Supports 133-MHz bus for Pentium® and PowerPC™ operations with zero wait states.
  • Fully registered inputs and outputs for pipelined operation.
  • 64K x 32 common I/O architecture.
  • Single 3.3V power supply.
  • Fast clock-to-output times.
  • 4.2 ns (for 133-MHz device).
  • 5.5 ns (for 100-MHz device).
  • 7.0 ns (for 75-MHz device.
  • User-selectable burst counter supporting Intel® Pentium interleaved or linear burst sequences.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C131AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C131E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1329H 2-Mbit Pipelined Sync SRAM
CY7C132 2K x 8 Dual-Port Static RAM
CY7C1320AV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320CV18 (CY7C1xxxCV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C1329 64K x 32 Synchronous-Pipelined Cache RAM Features • Supports 133-MHz bus for Pentium® and PowerPC™ operations with zero wait states • Fully registered inputs and outputs for pipelined operation • 64K x 32 common I/O architecture • Single 3.3V power supply • Fast clock-to-output times — 4.2 ns (for 133-MHz device) — 5.5 ns (for 100-MHz device) — 7.0 ns (for 75-MHz device • User-selectable burst counter supporting Intel® Pentium interleaved or linear burst sequences • Separate processor and controller address strobes • Synchronous self-timed writes • Asynchronous output enable • JEDEC-standard 100 TQFP pinout • “ZZ” Sleep Mode option and Stop Clock option All synchronous inputs pass through input registers controlled by the rising edge of the clock.
Published: |