Datasheet4U Logo Datasheet4U.com

CY28359 - 273-MHz 6-Output Buffer

Description

The CY28359 is a 2.5V buffer designed to distribute high-speed clocks in PC applications.

The part has 6 differential outputs.

Designers can configure these outputs to support up to two DDR DIMMs.

Features

  • Dual 1- to 3-output buffer/driver.
  • Supports up to 2 DDR DIMMs.
  • Outputs are individually enabled/disabled.
  • Low-skew outputs (< 100 ps).
  • Supports 266-MHz, 333-MHz and 400-MHz DDR SDRAM.
  • SMBus Read and Write support.
  • Space-saving 28-pin SSOP package Functional.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY28354-400 210MHz 24 Output Buffer Silicon Laboratories
CY28322-2 133 Mhz Spread Spectrum Clock Synthesizer with Differential CPU Outputs Cypress
CY28341 Universal Single-Chip Clock Solution SpectraLinear
CY28346-2 Clock Synthesizer Silicon Laboratories
CY28349 FTG SpectraLinear

Other Datasheets by Cypress (Infineon)

Part Number Description
CY28351 Differential Clock Buffer/Driver
CY28352 Differential Clock Buffer/Driver
CY28354-400 210-MHz 24-Output Buffer
CY28358 200-MHz Differential Clock Buffer/Driver
CY28301 Frequency Generator for Intel Integrated Chipset

Full PDF Text Transcription

Click to expand full text
PRELIMINARY CY28359 273-MHz 6-Output Buffer for DDR400 DIMMS Features • Dual 1- to 3-output buffer/driver • Supports up to 2 DDR DIMMs • Outputs are individually enabled/disabled • Low-skew outputs (< 100 ps) • Supports 266-MHz, 333-MHz and 400-MHz DDR SDRAM • SMBus Read and Write support • Space-saving 28-pin SSOP package Functional Description The CY28359 is a 2.5V buffer designed to distribute high-speed clocks in PC applications. The part has 6 differential outputs. Designers can configure these outputs to support up to two DDR DIMMs. The CY28359 can be used in conjunction with the CY28326 or similar clock synthesizer for the VIA P4X600 chipset. The CY28359 also includes an SMBus interface which can enable or disable each output clock. On power-up, all output clocks are enabled.
Published: |