Datasheet4U Logo Datasheet4U.com

CY28351 - Differential Clock Buffer/Driver

Description

This PLL clock buffer is designed for 2.5-VDD and 2.5-AVDD operation and differential outputs levels.

This device is a zero delay buffer that distributes a clock input (CLKIN) to ten differential pairs of clock outputs (YT[0:9], YC[0:9]) and one feedback clock output (FBOUT).

Features

  • Supports 333-MHz and 400-MHz DDR SDRAM.
  • 60-.
  • 200-MHz operating frequency.
  • Phase-locked loop (PLL) clock distribution for double data rate synchronous DRAM.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY28354-400 210MHz 24 Output Buffer Silicon Laboratories
CY28322-2 133 Mhz Spread Spectrum Clock Synthesizer with Differential CPU Outputs Cypress
CY28341 Universal Single-Chip Clock Solution SpectraLinear
CY28346-2 Clock Synthesizer Silicon Laboratories
CY28349 FTG SpectraLinear

Other Datasheets by Cypress (Infineon)

Part Number Description
CY28352 Differential Clock Buffer/Driver
CY28354-400 210-MHz 24-Output Buffer
CY28358 200-MHz Differential Clock Buffer/Driver
CY28359 273-MHz 6-Output Buffer
CY28301 Frequency Generator for Intel Integrated Chipset

Full PDF Text Transcription

Click to expand full text
CY28351 Differential Clock Buffer/Driver DDR400- and DDR333-Compliant Features • Supports 333-MHz and 400-MHz DDR SDRAM • 60- – 200-MHz operating frequency • Phase-locked loop (PLL) clock distribution for double data rate synchronous DRAM applications • Distributes one clock input to ten differential outputs • External feedback pin (FBIN) is used to synchronize the outputs to the clock input • Conforms to the DDRI specification • Spread Aware for electromagnetic interference (EMI) reduction • 48-pin SSOP package Description This PLL clock buffer is designed for 2.5-VDD and 2.5-AVDD operation and differential outputs levels.
Published: |