Datasheet4U Logo Datasheet4U.com

CTLM17NS10-R3 - N-Channel MOSFET

Description

The CTLM17NS10-R3 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology.

This high density process is especially tailored to minimize on-state resistance.

Power Management LCD Display inve

Features

  • Drain-Source Breakdown Voltage VDSS 100 V.
  • Drain-Source On-Resistance RDS(ON) 3Ω, at VGS= 10V, ID= 100mA RDS(ON) 3Ω, at VGS= 4.5V, ID= 100mA ℃.
  • Continuous Drain Current at TA=25 ID =0.17A.
  • Advanced high cell density Trench Technology.
  • RoHS Compliance & Halogen Free.

📥 Download Datasheet

Datasheet Details

Part number CTLM17NS10-R3
Manufacturer CT Micro
File Size 527.19 KB
Description N-Channel MOSFET
Datasheet download datasheet CTLM17NS10-R3 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CTLM1034-M832D SURFACE MOUNT SILICON NPN TRANSISTOR AND SCHOTTKY RECTIFIER Central Semiconductor
CTLM1074-M832D SURFACE MOUNT SILICON PNP TRANSISTOR AND SILICON SCHOTTKY RECTIFIER Central Semiconductor
CTLM3410-M832D SURFACE MOUNT SILICON TRANSISTORS Central Semiconductor
CTLM3474-M832D SURFACE MOUNT SILICON TRANSISTORS Central Semiconductor
CTLM7110-M832D Multi Discrete Module Central Semiconductor

Other Datasheets by CT Micro

Part Number Description
CTLM13PS05-R3 P-Channel MOSFET
CTLM16PS05-R3 P-Channel MOSFET
CTL0015PS-R3 P-Channel MOSFET
CTL0025NS-R3 N-Channel MOSFET
CTL0035NS-R3 N-Channel MOSFET

Full PDF Text Transcription

Click to expand full text
CTLM17NS10-R3 N-Channel Enhancement MOSFET Features • Drain-Source Breakdown Voltage VDSS 100 V • Drain-Source On-Resistance RDS(ON) 3Ω, at VGS= 10V, ID= 100mA RDS(ON) 3Ω, at VGS= 4.5V, ID= 100mA ℃• Continuous Drain Current at TA=25 ID =0.17A • Advanced high cell density Trench Technology • RoHS Compliance & Halogen Free Description The CTLM17NS10-R3 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.
Published: |