MAX9310A - 1:5 Clock Driver

Product Overview

Maxim Integrated Products

Datasheet Details

Part number	MAX9310A
Manufacturer	Maxim Integrated Products
File Size	214.80 KB
Description	1:5 Clock Driver
Datasheet	MAX9310A Datasheet
Additional preview pages of the MAX9310A datasheet.

Product details

Description

The MAX9310A is a fast, low-skew 1:5 differential driver with selectable LVPECL inputs and LVDS outputs, designed for clock distribution applications.

Features

an ultra-low propagation delay of 340ps with 48mA of supply current. The MAX9310A operates from a 3V to 3.6V power supply for use in 3.3V systems. A 2:1 input multiplexer is used to select one of two differential inputs. The input selection is controlled through the CLKSEL pin. This device features a synchronous enable function. The MAX9310A LVPECL inputs can be driven by either a differential or single-ended signal. A VBB reference voltage output is provided for use with single-ended inputs. Th.

📁 Similar Datasheet

MAX931 - Ultra Low-Power / Low-Cost Comparators (Maxim)
MAX9316 - 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Driver (Maxim)
MAX9316A - 1:5 Differential LVPECL/LVECL/ HSTL Clock and Data Driver (Maxim)
MAX9317 - Dual 1:5 Differential Clock Drivers (Maxim)
MAX932 - Ultra Low-Power / Low-Cost Comparators (Maxim)
MAX9320B - 1:2 Differential PECL/ECL/LVPECL/LVECL Clock and Data Driver (Maxim)
MAX9321 - Differential LVPECL/LVECL/HSTL Receiver/Drivers (Maxim)
MAX9321A - Differential LVPECL/LVECL/HSTL Receiver/Drivers (Maxim Integrated)

Other Datasheets by Maxim Integrated Products

MAX9311 - (MAX9311 / MAX9313) 1:10 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
MAX9312 - (MAX9312 / MAX9314) Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
MAX9313 - (MAX9311 / MAX9313) 1:10 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
MAX9314 - (MAX9312 / MAX9314) Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
MAX9315 - 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Driver
MAX9317A - Dual 1:5 Differential Clock Drivers with LVPECL Inputs and LVDS Outputs

Published: Feb 8, 2010 |