Datasheet4U Logo Datasheet4U.com

HM6-6642B-9 - 512 x 8 CMOS PROM

Description

The HM-6642 is a 512 x 8 CMOS NiCr fusible link Programmable Read Only Memory in the popular 24 pin, byte wide pinout.

Synchronous circuit design techniques combine with CMOS processing to give this device high speed performance with very low power dissipation.

Features

  • Low Power Standby and Operating Power - ICCSB.
  • . . .100µA - ICCOP.
  • . 20mA at 1MHz.
  • Fast Access Time.
  • . . 120/200ns.
  • Industry Standard Pinout.
  • Single 5.0V Supply.
  • CMOS/TTL Compatible Inputs.
  • Field Programmable.
  • Synchronous Operation.
  • On-Chip Address Latches.
  • Separate Output Enable Order.

📥 Download Datasheet

📁 Similar Datasheet

  • HM60 - PRECISION METAL FILM RESISTORS (RCD)
  • HM603K - N&P-Channel complementary Power MOSFET (H&M Semiconductor)
  • HM605K - N&P-Channel V Complementary MOSFET (H&M Semiconductor)
  • HM607K - N&P-Channel V Complementary MOSFET (H&M Semiconductor)
  • HM609K - N&P-Channel V Complementary MOSFET (H&M Semiconductor)
  • HM60N02 - MOSFET (H&M Semiconductor)
  • HM60N02K - MOSFET (H&M Semiconductor)
  • HM60N03 - N-Channel Enhancement Mode Power MOSFET (H&M Semiconductor)
  • HM60N03D - N-Channel Enhancement Mode Power MOSFET (H&M Semiconductor)
  • HM60N03K - N-Channel Enhancement Mode Power MOSFET (H&M Semiconductor)
Other Datasheets by Intersil Corporation

Full PDF Text Transcription

Click to expand full text
HM-6642 March 1997 512 x 8 CMOS PROM Description The HM-6642 is a 512 x 8 CMOS NiCr fusible link Programmable Read Only Memory in the popular 24 pin, byte wide pinout. Synchronous circuit design techniques combine with CMOS processing to give this device high speed performance with very low power dissipation. On-chip address latches are provided, allowing easy interfacing with recent generation microprocessors that use multiplexed address/data bus structures, such as the 8085. The output enable controls, both active low and active high, further simplify microprocessor system interfacing by allowing output data bus control independent of the chip enable control.
Published: |