Datasheet4U Logo Datasheet4U.com

QS5919T Datasheet - Integrated Device Technology

QS5919T LOW SKEW TTL PLL CLOCK DRIVER

The QS5919T Clock Driver uses an internal phase locked loop (PLL) to lock low skew outputs to one of two reference clock inputs. Eight outputs are available: 2xQ, Q 0-Q4, Q5, Q/2. Careful layout and design ensure < 350ps skew between the Q0-Q4, and Q/2 outputs. The QS5919T includes an internal RC fi.

QS5919T Features

* 5V operation Low noise TTL level outputs < 350ps output skew, Q0

* Q4 2xQ output, Q outputs, Q output, Q/2 output Outputs 3-state and reset while OE/RST low PLL disable feat

QS5919T Datasheet (163.47 KB)

Preview of QS5919T PDF
QS5919T Datasheet Preview Page 2 QS5919T Datasheet Preview Page 3

Datasheet Details

Part number:

QS5919T

Manufacturer:

Integrated Device Technology

File Size:

163.47 KB

Description:

Low skew ttl pll clock driver.

📁 Related Datasheet

QS5917T LOW SKEW CMOS PLL CLOCK DRIVER (Integrated Device Technology)

QS5930T LOW SKEW CMOS PLL CLOCK DRIVER (Integrated Device Technology)

QS5100 Digital FX LSI (Altonics)

QS518 Solder Profile and Stencil Design (Spreadtrum)

QS5244 Low Skew CMOS 8 Bit Buffer / Line Drivers (Quality)

QS532805 GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER (Integrated Device Technology)

QS532805A GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER (Integrated Device Technology)

QS532805B GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER (Integrated Device Technology)

TAGS

QS5919T LOW SKEW TTL PLL CLOCK DRIVER Integrated Device Technology

QS5919T Distributor