MPC8540 Datasheet (Freescale Semiconductor) - Integrated Host Processor Reference Manual

MPC8540, Integrated Host Processor Reference Manual

Reset, Clocking, and Initialization Part II *e500 Core Complex and L2 Cache e500 Core Complex Overview e500 Register Summary L2 Look-Aside Cache/SRAM Part III *Memory and I/O Interfaces e500 Coherency Module DDR Memory Controller Programmable Interrupt Controller I2C Interface DUART L

www.DataSheet4U.com MPC8540 PowerQUICC III™ Integrated Host Processor Reference Manual MPC8540RM Rev.

1 07/2004 How to Reach Us: USA/Europe/Locations Not Listed: Freescale Semiconductor Literature Distribution Center P.O.

Box 5405, Denver, Colorado 80217 1-480-768-2130 (800) 521-6274 Japan: Freescale Semiconductor Japan Ltd.

Technical Information Center 3-20-1, Minami-Azabu, Minato-ku Tokyo 106-8573, Japan 81-3-3440-3569 Asia/Pacific: Freescale Semiconductor Hong Kong Ltd.

2 Dai King Street T

MPC8540 Features

* and Watchpoint Facility 10/100 Fast Ethernet Controller Appendix A

* Revision History Glossary of Terms and Abbreviations Register Index (Memory-Mapped Registers) General Index I 1 2 3 4 II 5 6 7 III 8 9 10 11 12 13 14 15 16 17 IV 18 19 20 21 A GLO REG IND I 1 2 3 4 II 5 6 7 III 8 9 10 11 12