Description
[1]
The CY7C1471V33, CY7C1473V33 and CY7C1475V33 are 3.3V, 2M x 36/4M x 18/1M x 72 synchronous flow through burst SRAMs designed specifically to support unlimited true back-to-back read or write operations without the insertion of wait states.The CY7C1471V33, CY7C1473V33 and CY7C1475V33 are equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive read or write operations with data being transferred on every clock cycle.This feature dramatically improves the through
Features
- No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles.
- Supports up to 133 MHz bus operations with zero wait states.
- Data is transferred on every clock.
- Pin compatible and functionally equivalent to ZBT™ devices.
- Internally self timed output buffer control to eliminate the need to use OE.
- Registered inputs for flow through operation.
- Byte Write capability.
- 3.3V/2.5V IO supply (VDDQ).