CY7C1372DV25, CY7C1370DV25 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM

Cypress Semiconductor

Datasheet Details

Part number	CY7C1372DV25, CY7C1370DV25
Manufacturer	Cypress Semiconductor
File Size	625.09 KB
Description	18-Mbit (512K x 36/1M x 18) Pipelined SRAM
Datasheet	CY7C1370DV25-CypressSemiconductor.pdf
Note	This datasheet PDF includes multiple part numbers: CY7C1372DV25, CY7C1370DV25. Please refer to the document for exact specifications by model.

Pin-compatible and functionally equivalent to ZBT™.
Supports 200-MHz bus operations with zero wait states.
Available speed grades are 200 and 167 MHz.
Internally self-timed output buffer control to eliminate the need to use asynchronous OE.
Fully registered (inputs and outputs) for pipelined operation.
Byte write capability.
Single 2.5 V core power supply (VDD).
2.5 V I/O power supply (VDDQ).
Fast clock-to-output times.
3.0 ns (for 200-MHz devic.

📁 CY7C1372DV25 Similar Datasheet

CY7C1372D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
CY7C1372C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1372CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
CY7C1371S - 18-Mbit (512K x 36) Flow-Through SRAM (Cypress)

Other Datasheets by Cypress Semiconductor

CY7C1372B - (CY7C1370B / CY7C1372B) 512K X 36/1M X 18 Pipelined SRAM
CY7C1372KV25 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1372KV33 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1372KVE33 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1370B - (CY7C1370B / CY7C1372B) 512K X 36/1M X 18 Pipelined SRAM
CY7C1370DV25 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM

Published: Mar 13, 2017 |