CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM

Cypress

Datasheet Details

Pin-compatible and functionally equivalent to ZBT™.
Supports 250-MHz bus operations with zero wait states.
Available speed grades are 250, 200, and 167 MHz.
Internally self-timed output buffer control to eliminate the need to use asynchronous OE.
Fully registered (inputs and outputs) for pipelined operation.
Byte write capability.
3.3 V core power supply (VDD).
3.3 V/2.5 V I/O power supply (VDDQ).
Fast clock-to-output times.
2.6 ns (for 250 MHz.

📁 CY7C1370D Similar Datasheet

CY7C1370DV25 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
CY7C1370B - (CY7C1370B / CY7C1372B) 512K X 36/1M X 18 Pipelined SRAM (Cypress Semiconductor)
CY7C1370KV25 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
CY7C1370KV33 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
CY7C1370KVE33 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
CY7C1371B - (CY7C1371B / CY7C1373B) 512K x 36/1M x 18 Flow-Thru SRAM (Cypress Semiconductor)
CY7C1371D - 18-Mbit (512 K x 36/1 M x 18) Flow-Through SRAM (Cypress Semiconductor)
CY7C1371DV25 - (CY7C1371DV25 / CY7C1373DV25) Flow-Through SRAM (Cypress Semiconductor)

Other Datasheets by Cypress

CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture
CY7C1371S - 18-Mbit (512K x 36) Flow-Through SRAM
CY7C1372C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture

Published: Aug 19, 2005 |