CY7C1248KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture

Cypress Semiconductor

Description

CY7C1248KV18/CY7C1250KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit DDR II+ SRAM Two-Word Burst Architecture .

📥 Download Datasheet

CY7C1248KV18 Datasheet Preview — Preview of CY7C1248KV18 PDF

Datasheet Specifications

Part number: CY7C1248KV18
Manufacturer: Cypress Semiconductor
File Size: 1.17 MB
Datasheet: CY7C1248KV18-CypressSemiconductor.pdf
Description: 36-Mbit DDR II+ SRAM Two-Word Burst Architecture

Features

* 36-Mbit density (2M × 18, 1M × 36)
* 450 MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double data rate (DDR) interfaces (data transferred at 900 MHz) at 450 MHz
* Available in 2.0 clock cycle latency
* Two input clocks (K and K) for pre

CY7C1248KV18 Distributors

📁 Related Datasheet

CY7C1006D CY7C1011G CY7C1041G CY7C1041GE CY7C1041GN CY7C1049GN

📌 All Tags

CY7C1248KV18 36-Mbit DDR II + SRAM Two-Word Burst Architecture Cypress Semiconductor

Cypress Semiconductor CY7C1248KV18-like datasheet