HYB39S16160CT-6 Datasheet PDF - Siemens Semiconductor 1M x 16 MBit Synchronous DRAM Specs

HYB39S16160CT-6 - 1M x 16 MBit Synchronous DRAM

Datasheet Summary

Description

LVTTL-version: HYB 39S16160CT-6 HYB 39S16160CT-7 P-TSOPII-50 (400mil) P-TSOPII-50 (400mil) 166MHz 2B x 512k x 16 SDRAM 143MHz 2B x 512k x 16 SDRAM Pin Description and Pinouts: CLK CKE CS RAS CAS WE A0-A10 A11 (BS) Clock Input Clock Enable Chip Select Row Address Strobe Column Address Strobe Write

Features

ck, a RAS cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the word line a.

Datasheet Details

Part number	HYB39S16160CT-6
Manufacturer	Siemens Semiconductor
File Size	173.11 KB
Description	1M x 16 MBit Synchronous DRAM
Datasheet	HYB39S16160CT-6 Datasheet
Additional preview pages of the HYB39S16160CT-6 datasheet.

📁 Similar Datasheet

HYB39S128160CT - 128-MBit Synchronous DRAM (Infineon Technologies)

HYB39S128160CTL - 128-MBit Synchronous DRAM (Infineon Technologies)

HYB39S128160FE - 128-MBit Synchronous DRAM (Qimonda)

HYB39S128160FEL - 128-MBit Synchronous DRAM (Qimonda)

HYB39S128160FT - 128-MBit Synchronous DRAM (Qimonda)

HYB39S128160FTL - 128-MBit Synchronous DRAM (Qimonda)

HYB39S128400CT - 128-MBit Synchronous DRAM (Infineon Technologies)

HYB39S128400CTL - 128-MBit Synchronous DRAM (Infineon Technologies)

HYB39S128400FE - 128-MBit Synchronous DRAM (Qimonda)

HYB39S128400FEL - 128-MBit Synchronous DRAM (Qimonda)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com HYB39S16160CT-6/-7 16MBit Synchronous DRAM 1M x 16 MBit Synchronous DRAM for High Speed Graphics Applications • High Performance: -6 fCKmax @ CL=3 tCK3 tAC3 fCKmax @ CL=2 tCK2 tAC2 166 6 5 125 8 6 -7 143 7 5.5 115 9 6 Units MHz ns ns MHz ns ns • • • • • • • • full page(optional) for sequencial wrap around Multiple Burst Read with Single Write Operation Automatic Command and Controlled Precharge Data Mask for Read / Write control Dual Data Mask for byte control ( x16) Auto Refresh (CBR) and Self Refresh Suspend Mode and Power Down Mode 4096 refresh cycles / 64 ms Latency 2 @ 125 MHz Latency 3 @ 166 MHz Random Column Address every CLK ( 1-N Rule) Single 3.3V +/- 0.

Published: Apr 10, 2010 |