K4H561638D-TCB3 sdram equivalent, 256mb d-die ddr sdram.
* Double-data-rate architecture; two data transfers per clock cycle
* Bidirectional data strobe(DQS)
* Four banks operation
* Differential clock inputs(CK.
SYMBOL
CK, CK
DDR SDRAM
TYPE
Input
DESCRIPTION
Clock : CK and CK are differential clock inputs. All address and control input signals are sampled on the positive edge of CK and negative edge of CK. Output (read) data is referenced to both edges of.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 205.14KB)