Datasheet Details
| Part number | K4H560838F-TC |
|---|---|
| Manufacturer | Samsung Semiconductor |
| File Size | 209.43 KB |
| Description | DDR SDRAM 256Mb F-die |
| Datasheet |
 K4H560838F-TC Datasheet
|
|
|
General Description
DDR SDRAM
16Mb x 16 32Mb x 8
VDD DQ0 VDDQ DQ1 DQ2 VSSQ DQ3 DQ4 VDDQ DQ5 DQ6 VSSQ DQ7 NC VDDQ LDQS NC VDD NC LDM WE CAS RAS CS NC BA0 BA1 AP/A10 A0 A1 A2 A3 VDD VDD DQ0 VDDQ NC DQ1 VSSQ NC DQ2 VDDQ NC DQ3 VSSQ NC NC VDDQ NC NC VDD NC NC WE CAS RAS CS NC BA0 BA1 AP/A10 A0 A1 A2 A3 VDD 1 2 3 4 5 6 7
Key Features
- Double-data-rate architecture; two data transfers per clock cycle.
- Bidirectional data strobe L(U)DQS.
- Four banks operation.
- Differential clock inputs(CK and CK).
- DLL aligns DQ and DQS transition with CK transition.
- MRS cycle with address key programs -. Read latency 2, 2.5 (clock) -. Burst length (2, 4, 8) -. Burst type (sequential & interleave).
- All inputs except data & DM are sampled at the positive going edge of the system clock(.
