NB3L204K Overview
The NB3L204K is a differential 1:4 Clock fanout buffer with High−speed Current Steering Logic (HCSL) outputs. Inputs can directly accept differential LVPECL, LVDS, and HCSL signals. Single−ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external Vth reference supply per Figures 4.
NB3L204K Key Features
- Maximum Input Clock Frequency > 350 MHz
- 2.5 V ±5% / 3.3 V ±10% Supply Voltage Operation
- 4 HCSL Outputs
- DB400H pliant
- Individual OE Control Pin for Each Output
- 100 ps Max Output-to-Output Skew Performance
- 1 ns Typical Propagation Delay
- 500 ps Typical Rise and Fall Times
- 80 fs Maximum Additive RMS Phase Jitter
- 40°C to +85°C Ambient Operating Temperature