Datasheet4U Logo Datasheet4U.com

DM74LS952 - Dual Rank 8-Bit TRI-STATE?Shift Register

Description

These circuits are TRI-STATE edge-triggered 8-bit I O registers in parallel with 8-bit serial shift registers which are capable of operating in any of the following modes parallel load from I O pins to register ‘‘A’’ parallel transfer down from register ‘‘A’’ to serial shift register ‘‘B’’ parallel

Features

  • Y Y Y Y Y Y Y Y Y Registers are edge-triggered by the positive transition of the clock All inputs are PNP transistors Input disable dominates over output disable Output high impedance state does not impede any other mode of operation 8-bit I O pins are TRI-STATE buffers Typical shift frequency is 36 MHz Typical power dissipation is 305 mW All control inputs are active when in an ‘‘L’’ logic state Devices can be cascaded into N-bit word Connection Diagram Dual-In-Line Package Pin.

📥 Download Datasheet

📁 Similar Datasheet

  • DM74LS90 - Decade and Binary Counters (National)
  • DM74LS90 - Decade and Binary Counters (Fairchild Semiconductor)
  • DM74LS90M - Decade and Binary Counters (Fairchild Semiconductor)
  • DM74LS90N - Decade and Binary Counters (Fairchild Semiconductor)
  • DM74LS93 - Decade and Binary Counters (National)
  • DM74LS93 - Decade and Binary Counters (Fairchild Semiconductor)
  • DM74LS93M - Decade and Binary Counters (Fairchild Semiconductor)
  • DM74LS93N - Decade and Binary Counters (Fairchild Semiconductor)
  • DM74LS96 - 5 Bit Shift Registers (National)
  • DM74LS962 - Dual Rank 8-Bit TRI-STATE Shift Register (National)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.
Published: |